## Comparison of Truncated SVD and Jacobi-Davidson SVD within ESVDMOR

André Schneider<sup>\*</sup> Peter Benner<sup>†</sup> Patrick Kürschner<sup>‡</sup>

Technische Universität Chemnitz Fakultät für Mathematik 09107 Chemnitz, GERMANY October 30, 2008

## Abstract

The reduction of parasitic linear subcircuits is one of many issues in model order reduction (MOR) for VLSI design. This issue is well explored, but the structure of these subcircuits has been changing recently. So far, the number of elements in these subcircuits was significantly larger than the number of connections to the whole circuit, the so called pins or terminals. This assumption is no longer valid in all cases. The simulation of these circuits requires new methods. In [1,4,5] the ESVDMOR algorithm is introduced as a way to handle this kind of circuits. Unfortunately, the ESVDMOR approach has some drawbacks because it uses the SVD for matrix factorization. We introduced the truncated SVD as an alternative to the SVD within the ESVDMOR [6]. In this paper we discuss the Jacobi-Davidson SVD approach [2,3] as another alternative matrix factorization method. We show the attributes, the advantages and disadvantages, and a runtime as well as an accuracy analysis of both methods.

## References

- P. Feldmann and F. Liu. Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals. In *ICCAD '04: Proceedings of* the 2004 IEEE/ACM International conference on Computer-aided design, pages 88–92, Washington, DC, USA, 2004. IEEE Computer Society.
- [2] M. E. Hochstenbach. A Jacobi–Davidson type SVD method. SIAM J. Sci. Comput., 23(2):606–628, 2001.
- [3] P. Kürschner. Der Jacobi-Davidson Algorithmus auf Parallelrechnern. Master's thesis, Chemnitz University of Technology, Department of Mathematics, Germany, 2008.

<sup>\*</sup> and re. schneider @mathematik.tu-chemnitz.de

<sup>&</sup>lt;sup>†</sup>benner@mathematik.tu-chemnitz.de

<sup>&</sup>lt;sup>‡</sup>patrick.kuerschner@s2001.tu-chemnitz.de

- [4] P. Liu, S. X. D. Tan, H. Li, Z. Qi, J. Kong, B. McGaughy, and L. He. An efficient method for terminal reduction of interconnect circuits considering delay variations. In *ICCAD '05: Proceedings of the 2005 IEEE/ACM International Conference on Computer-Aided Design*, pages 821–826, Washington, DC, USA, 2005. IEEE Computer Society.
- [5] P. Liu, S. X. D. Tan, B. Yan, and B. McGaughy. An efficient terminal and model order reduction algorithm. *Integr. VLSI J.*, 41(2):210–218, 2008.
- [6] A. Schneider. Matrix decomposition based approaches for model order reduction of linear systems with a large number of terminals. Master's thesis, Chemnitz University of Technology, Department of Mathematics, Germany, 2008.